Abstract: This paper presents FROSTY, a computer program for automatically extracting the hierarchy of a large-scale digital CMOS circuit from its transistor-level netlist description and a library of subcircuits. To handle the complexity of industrial circuits, FROSTY combines traditional structural recognition and pattem matching methods into a two-step extraction process. First, gate structures based on channel-connected-components are recognized from a circuit netlist and library suhcircuits. Then annotated graphs representing the connectivity and properties of gate structures are consmcted. Comparing to transistor-level netlists, these graphs are much smaller in size, more distinguishable in structure, and are thus more suitable for labeling based pattem matching. An efficient pattem matching algorithm is applied to extract the circuit hierarchy from these condensed circuit graphs. FXOSTY has been demonstrated to be orders of magnitude faster than the best known extraction program SubGemini, capable of extracting the entire hierarchy of industrial designs with several hundred thousand transistors in a few minutes on a Sun workstation. Further FROSTY is scale with the size of a circuit.
I. INTRODUCTION
With the rapid development of IC industry, continuously increasing CMOS circuit complexity poses a great challenge to CAD tools, and makes hierarchical expression of circuits very important. There are several levels of abstractions to represent circuits. Tramistor level describes circuits through a number of transistors and their interconnections. Gate level represents logic gates as building blocks to describe circuits. In digital CMOS designs, there is another higher level of circuit, which includes functional blocks consisting of a number of gates, for example: latch, flip-flop, adder, etc. This block level provides a behavioral description of digital integrated circuits. Automatic recognition of a high level structure from the transistor level netlist of a circuit design is important for many tasks in VLSI design. The early automatic extractors have been developed mostly for functional verification of a circuit layout with respect to its netlist [1] [2] . Later, researchers have also shown how to extract higher level structures to speed up the simulation [3] . If the circuit is described at the transistor level, the simulation time is long compared to a behavior block level simulation. This is extremely useful for post-layout simulation before the tapeout. Hierarchy extraction has also been used in formal verification, as well as circuit diagnosis and test generation Existing extraction algorithms appeared in literature can be classified to two categories: structural recognition and pattem . This category of algorithms is fast but it can only recognize structures with generic rules, for example, static CMOS gates with complementary structures between ppart and n-part. It cannot handle well irregular-structured blocks, for example, DFF, latches, or high-level blocks with structures that are hard to pre-defined as rules.
Pattem matching based extraction algorithms map a flat circuit to a graph, in which transistors are nodes and interconnection wires are edges. Then a subgraph-isomorphism technique is applied to find a one-to-one correspondence between nodes and edges within the two graphs [7] [8] [9] . However, finding subcircuits in a uansistor level object circuit is a NP-complete problem and is much slower compared to structural recognition. The complexity of panem matching is determined by two factors [IO] . The first factor is how to construct a discriminative graph labeling algorithm. If the model graph vemces carry unique labels that correspond to the labels of the vertex images in an object graph, then subcircuit recognition is a relatively easy task (more distinguishable in structure). Unfortunately, the graphs representing directly the transistor-level netlist aie hard to be distinguishable, since both the connectivity and the types of transistors a node connected to can he in-distinguishable for most circuit nodes in digital CMOS circuits. As a result, the construction of a discriminative labeling algorithm is a difficult task, The second factor is how to efficiently find subcircuits in the object circuit. The labeling procedure and the recognition strategy are related and both affect the performance of the subcircuit extraction program.
Some effotts have been dedicated to develop good pattern matching algorithms. SubGemini [9] is one of them. It labels p m of the nodes with the node's information as well as its neighbors' information and then performs breadth-fust-search in the object graph. SubGemini has been demonstrated to he faster than the previous pattern matching algorithms
In this paper, we propose to combine structural recognition and panem matching into a two-step extraction process. In the first step, a structural recognition algorithm is applied to transistor level circuits to extract gate level structures. The second step entails generating a directed graph based on the gate level strcutures. Every node in this graph corresponds to one gate, every edge represents one interconnection wire, and the edge direction stands for the signal flow in a circuit. Then the panem matching process can be applied to recognize the user-defined behavior blocks.
The proposed two-step process has been implemented into a computer program called FROSTY. It is very fast, due to the following reasons. First, compared with the transistor level panem matching algorithms, the gate level panem matching algorithm can significantly reduce the size ofthe graph because every graph node is a gate instead of a transistor. Secondly, pattern matching of directed graphs (gate level) is faster than undirected graphs (transistor level). Finally, every node in the graph can be labeled according to its gate property, including gate type, the gate logic function, fanout number of gate, number of inputs, etc; this can guarantee most of the nodes in the graph have discriminative 
THE TWO-STEP FROSTY ALGORITHM
FROSTY consists of two major steps. The first step is from the transistor level netlist to the gate level, and the second step is from the gate level to the user-defined behavior block level. They are described in 3. I and 3.2, respectively.
GATE RECOGNITION
Given a transistor level circuit and a used-defined library file, FROSTY recognizes all CMOS gates and user-defined blocks in the library file and outputs a block level netlist. The design of FROSTY is driven by the observation that for industrial CMOS designs, every design company introduces a considerable amount of its own custom behavioral blocks. If those blocks can be extracted from the transistor level circuit, it will be very helpful for design verification, test generation, and fast simulation. In this paper, we use a set of post layout designs from Boeing's digital CMOS ASIC divisions.
After a netlist is read, the structural recognition algorithm is used for CMOS gate recognition. First, the circuit is divided into Channel-Connected-Components (CCC), which are clusters of transistors connected at the sources and drains. The recognition process starts from every VDD or GND connected transistor, and ends at the connection node between the p-tree and n-tree. All the channel-connected transistors on this path will be grouped together as a p-tree or n-tree. A shared connection node between a p-tree and an n-tree are considered as one CCC. Figure 2 shows the grouping process.
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The remainder of this paper is organized as follows. An overview of FROSTY is given in Section 2. Section 3 presents the detailed FROSTY algorithm and its time complexity analysis. Section 4 describes performance results on benchmarks from the Boeing Company. Concluding remarks are made in Section 5.
PROGRAM OVERVIEW
FROSTY reads in a transistor level digital CMOS netlist (owect circuit), and a library file in the SPICE format, as shown in Figure 1 . The library file contains user specified subcircuit blocks that are to be recognized from the object circuit. After extraction, FROSTY outputs the object circuit description in t e r p of standard CMOS logic gates and user-defined blocks in the library using VHDL or Verilog formats. FROSTY also ~9/e /ILCCCm..l..llI 1
LOGIC FUNCTION RECOGNITION
For each p-tree and n-tree in the circuit, FROSTY performs the following steps to recognize its logic function. First, FROSTY performs a parallel search inside the p-tree or n-tree. After finding all the transistors that are in parallel, FROSTY replaces them with a "super-transistor", as shown in Figure 2 . Then FROSTY performs a serial search, finding all transistors connected in series and replaces them with a "super-transistor". The parallel and series search continues until only one "super-transistor" is left in the tree, at which time the logic function of the tree can be recognized. For example, in Figure 2 the logic function (seen at the P-N connection Node) of this p-tree and n-tree are:
Every CCC contains one p-tree and one n-tree. According to the logic function relationships of the p-tree and the n-tree, the CCC can be divided into two types of gates: 
Standard Gate
If a CCC's p-tree and n-tree logic functions have a complementary relationship, the CCC is a standard CMOS gate.
PseudoGale
A CCC whose p-tree and n-tree logic functions are not complementary is called a pseudo gate. Figure 3 is an example of a pseudo gate, one tri-state inverter in a latch. Because the logic functions ofthe tri-state inverter's p-tree and n-tree do not form a complementary relationship, it is considered to be a pseudo gate. Even after shuctural grouping and logical recognition of the gates, there may be some transistors that cannot be grouped into any CCC. Examples are transistors from pass transistor logic, as shown in Figure 4 , which are also recognized by FROSTY. Currently, FROSTY can recognize static digital circuits. After gate recognition is finished, the circuit can be classified into three categories: gates, pseudo gates and pass transistor logic. For dynamic logic circuits, more categories need to be created.
USER-DEFINED-BLOCK RECOGNITION
In Step 1, the gate level structures are generated for the object circuit and all the blocks in the library. In Step 2, those structures are converted to directed graphs, then a pattern matching algorithm is applied to recognize all the behavior blocks from the object circuit.
DIRECTED GRAPH GENERATION
After Step I , the circuit has been transformed into a gateinterconnected stmcture. With each such gate represented by a node, the circuit is then characterized as a graph with both directed edges and un-directed edges.
Directed edge and undirected edge
A directed edge represents a wire from the output of one gate to the input of another gate, which describes the signal flow in the circuit. For pass transistor logics, it is hard to detect the signal flow. So the wires connected to pass transistor logics can be considered as undirected edges. 
PATTERN MATCHING
After the equivalent graphs are constructed for the object circuit and the library subcircuits, a pattern matching algorithm is employed to locate all of the defined subcircuits in the object Nodepropetty circuit The basic pattem matching .process is illustrated with the following example. Consider the DFF in Figure 5 as a subcircuit block defined in the library file. The object circuit, shown in Figure 7 , contains the DFF. The corresponding graph of this circuit is shown in Figure 8 . The final pattem matching result is shown in Figure 9 .
In order to find the block DFF in the object circuit, we should apply pattem matching to the subgraph (shown in Figure 6 ) in object graph (shown in Figure 8 ). This means that for every node in the subgraph, we should find its corresponding node in the object graph. In FROSTY, two node-stacks are set up to hold all the matched nodes, shown in Table 2 . backtrack to its parent nodes. This backtracking is done recursively until a node that has no parent nodes is reached. This node is a "source node". In the DFF block graph in Figure 6 , the source node is node 1. However, sometimes we cannot find the source node because the graph may be a ring, as shown in Figure  IO . In this case, we can pick any node to be the source node. Figure 10 . Ring structure of a graph.
After the source node in the block graph is found, all the nodes in the object graph will be searched to locate nodes with similar 'Wode Properties" as the source node. Any one of these nodes is a possible location of the subcircuit. For every such node (for example, node 3 in Figure 8) . the source node and this possible node will be pushed into the block graph node-stack and object graph node-stack, respectively, to begin the gradual matching process; this is Loop I in Table 2 . Table 2 . Pattern matching process tor the example.
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Then in Loop 2, the matching process sta-from this pair of matched nodes in the stacks (nodel blzkpph-node3,bi,,h).
In the block graph, nodel connects with nodes 2, 3, and 5, while in object graph node3 connects with nodes 4, 5, and 7. AAer comparing the 'Wode Properties" of the two series of nodes, we find the fOllOwing node pairs, nod&& mh-nOddobjst , h, nOde3blwk pph-UOde5objwt graph, nOdC5bkk pph-nOde7object F p h . have the same 'Wode Property", respectively. Those pairs are identified to be matched node pairs and pushed into the stacks.
In Loop 3, the matching process starts from all of the newly matched node pairs in the previous loop. For example, from matched node pair n 0 d e 3~~,~ graph-node5.b,,, pph in the stacks, we can match n0de4~~,,~ ,.ph-node60bj,, -I,; from matched node pair node5b,,k ,ph-node'l obet graph, we Can match nOde6blmk p p hnode8,b,.,, nodel0almk pp~-node13,bj,, -I, ; From node pair nOde2bimk graph-nOddobject m h . W e Can match nOde5blmk p p hn0de7,~,,, graph. All these newly found node pairs are also pushed into the stacks.
The pattern matching process employed in FROSTY is called gradual matching [7] . It begins with a starting node in a block graph, any object graph node with the same "Node Property" as the starting node is identified as a possible location of the subcircuit. Then FROSTY verifies whether there is an actual subcircuit at each possible location.
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The first step of the gradual matching process is to locate the nodes can be reached through directed or undirected edges. This node is also called "source node". In order to locate this source node in the block graph, we pick up a random node first, and then
The process in Loop 3 is iteratively performed until every
The whole process is shown in Table 2 . If any conflict occurs Starting node in a block graph. From this starting node, all other block graph node matches its corresponding node in object graph, during the gradual matching process, the process fails, and the node-stacks are emptied for next matching process.
In some cases, there may be more than one "source node" in the graph, as shown in Figure 1 I . In this example, either node I or node 2 can be a "source node". For this case, the program picks the starting node randomly. Suppose that node I is chosen here, the searching process will be 1-3-5-6-7-8. Since node 2 and 4 cannot be searched, backtracking will be applied. After checking the stack, unmatched node 4 is connected with matched node 6. So backtracking from node 6-4-2 is performed until all the nodes are matched. 
OVERALL ALGORITHM AND COMPLEXITY
The entire algorithm of FROSTY is shown in Table 3 . In FROSTY, hash tables are used wherever possible due to its linear search time. The complexity of the program is O(k'n + gl*g2), here k'n represents the complexity of Step I , n is the number of transistors in the circuit, k is an integer number, one can see that the CPU time for Step I is linear to n; gl'g2 represents the complexity of Step 2, where g l and g2 are the number of gates in library file and number of gates in the object circuit after Step 1. In Table 4 , we compare our results with SubGemini ' [9] . For each test circuit in Table 4 , we try to use SubGemini to extract all of the behavior blocks in Boeing's library. However, SubGemini fails to recognize some blocks. The recognized block numbers and CPU time of SubGemini are listed in columns 8 and 9 in Table 4 . The CPU time comparison between FROSTY and SubGemini is shown in Figure 12 . The CPU time of FROSTY depends on two factors: 1) the size of a circuit and 2) the number of behavior blocks in the library file. To observe the relationship between circuit sizes and CPU times, we use a set of PSM circuits and perform extraction with the same library file. In Figure 13 the relationship between CPU time and circuit sizes is displayed. We can see that FROSTY CPU time is linear to the size of a circuit with the same library file. 
CONCLUSIONS
This paper presented FROSTY, a computer program for the automatic extraction of circuit hierarchy targeted for the postlayout simulation and verification of libraw-based large-scale CMOS circuit design. By condensing both the object circuit and library circuits into graphs of blocks and then applying the pattern matching algorithm at the gate level, FROSTY has demonstrated that it can extract an industrial design with seven hundred thousand transistors in less than five minutes on a modem Sun workstation. By representing the extracted hierarchy using highlevel descriptions such as VHDL and Verilog, the output netlist can be simulated by any high-level behavioral simulator.
